Pixel Detectors, as the current technology of choice for the innermost vertex detection, have reached a stage at which large detectors have been built for the LHC experiments and a new era of developments, both for hybrid and for monolithic or semi-monolithic pixel detectors is in full swing. This is largely driven by the requirements of the upgrade programme for the superLHC and by other collider experiments which plan to use monolithic pixel detectors for the first time. A review on current pixel detector developments for particle tracking and vertexing is given, comprising hybrid pixel detectors for superLHC with its own challenges in radiation and rate, as well as on monolithic, so-called active pixel detectors, including MAPS and DEPFET pixels for RHIC and superBelle.
Introduction
One can subdivide the developments of pixel detectors for charged particle detection into two categories: (a) hybrid pixel detectors, in which the particle sensitive volume, the sensor, and the readout IC are separate entities, and (b) monolithic or semi-monolithic detectors in which these are parts of one monolithic block. Both types are illustrated in fig. 1 . All large detectors built so far, in particular those of the LHC experiments [2, 20, 23] , are of the hybrid pixel type. The charge signal, generated in the fully depleted bulk of the sensor, is amplified, filtered and temporarily stored in the pixel cell, until it is transferred at the end of a column of the column-wise organized R/O-chip. Here it waits for the trigger to arrive. Hybrid pixel detectors are now a matured technology. They exhibit high rate capabilities and have been shown to be radiation tolerant to fluence levels of 10 15 particles per cm 2 . Characteristics of the LHC hybrid pixel detectors which would mostly benefit from improvement are: their moderate spatial resolution (∼10µm) and their relatively large material budget. The radiation length X 0 per layer of the large (> 1m
2 ) AT-LAS and CMS pixel detectors is in the order of 3% X 0 , not the least due to their overall size and the fact that they must be are operated at -6
• C, while for ALICE the material budget is more than a factor of 2 less. The ALICE detector is much smaller (0.2 m 2 ) and can be operated at room temperature. Hybrid pixel developments for super-LHC (sLHC) detectors are discussed in chapter 2.
Monolithic pixel detector designs, on the other hand, usually operate in frame readout mode. The generated charge is received at a collecting diode connecting to the gate of a transistor. The row of the pixel matrix is selected and the selected pixels are then read out column-wise. After readout the row is reset. We distinguish monolithic CMOS active pixels in which the same substrate is used for charge collection and steering/readout electronics, and DEPFET active pixels which contain a single transistor in a fully depleted bulk, but steering and R/O is done separately on external chips. On first sight the monolithic approach is very appealing. The realization, however, especially the ultimate goal -the combination of charge collection in a fully depleted bulk and full CMOS electronics in the same substrate -is not yet reached, although promising developments do exist. The various monolithic developments are discussed in chapter 3. Table 1 Particle rates and fluences for various collider experiments at the position of the innermost pixel layer. BX is the abbreviation for bunch crossing. The fluences and doses are given for the full life times, i.e. 7 years of design luminosity for LHC and sLHC, 5 years for RHIC and superBelle, and 10 years for the ILC.
rate and fluence values at LHC and sLHC render hybrid pixels the only choice for further R&D development. For new vertex detector developments at RHIC and superBelle for which the radiation environment is less fierce and the rates are lower, monolithic pixel detectors have come to the level of concrete proposals.
Hybrid pixel detector development for superLHC
At the superLHC [1] , hybrid pixel detectors must be used in the innermost detector volume up to radial distances from the interaction point of about 30 cm. The challenges to be faced are: sensors which stand radiation levels up to 10 16 n eq /cm 2 , chip architectures facing output data rates of 320 MHz, and modules and support structures with thicknesses in the order of 1.5% -2% X 0 , rather than the current figures of >3%. Studies of the radiation tolerance of pixel sensors has identified three possible solutions for the sLHC fluences: so called 3D silicon sensors, CVD diamond sensors, and planar n + in p-or n-bulk silicon sensors.
3D silicon pixels
In the 3D silicon sensor concept [32] the electrode implants are vertically placed as columns in a high ohmic Si substrate. Fig. 2(a) shows a layout footprint which has been mated by solder bump bonding [40] to the ATLAS pixel chip [34] . It has three column electrodes per 50 µm × 400 µm pixel cell. Several layout variations are currently being investigated at different vendors, also those in which the electrodes are processed from both sides, not completely reaching through the substrate as shown in fig. 2(b) . The obvious advantages of 3D -detector structures are fast and full charge collection at low bias voltages, as a consequence of which they are more radiation tolerant than comparable planar devices. Also the edge of the sensor itself can be an electrode guaranteeing a large active area. The fabrication of 3D sensors is a non-standard technology. Commercial vendors are currently investing in this new technology. 3D -pixel devices with electrodes reaching entirely through the substrate [22, 36] as shown in fig. 2(a) have been studied in a CERN SPS test beam [28] . The devices show full depletion already at voltages of only 10 V. In order to study the effect of the vertical columns on the charge collection fig. 3(a) shows the efficiency map of a pixel cell, scanned by the beam with a reference device resolution of about 5µm. While the charge distribution exhibits a nice Landau-shape in the depleted area ( fig. 3(c) ), the collection is inefficient in the electrode itself ( fig. 3(b) ) as expected. As the electrodes in the tested devices [36] reach completely through the bulk, the efficiency for track reconstruction for perpendicularly incident tracks is reduced to (95.6 ± 0.1)%. However, for inclined tracks, which is the typical case at colliders, the detection efficiency recovers to 99.9% at inclination angles of 15
• [28] . The spatial resolution obtained for perpendicular incidence is 12µm [28] . 
Diamond pixel sensors
Most pros and cons of diamond compared to silicon are due to its about four times larger band gap. As a consequence there is no thermal generation of charge carriers and no leakage current; diamond is very radiation tolerant. Table 2 compares diamond and silicon material parameters. While the signal is smaller by a factor of 2.2, the noise in diamond benefits from the absence of leakage current (no shot noise) and the fact that the smaller dielectric constant results in a smaller input capacitance to the amplifier. Hence also the 1/f and thermal noise contributions are reduced.
In addition, the radiation length is somewhat larger for diamond. As a result, for typical LHC hybrid pixel chip parameters (input capacitance, amplifier speed and filter times, transistor g m , leakage current), the S/N figure per 0.1% X 0 for small leakage currents is in the same order as for silicon. It can be even larger by almost a factor of two when typical leakage currents of the order of 100 nA are assumed for Si at the end of the LHC lifetime. Diamond is also an excellent thermal conductor, a property which can possibly be exploited for intelligent integrated cooling concepts of pixel vertex detectors.
Single-crystal samples (scCVD) have been shown to follow the same damage curve as poly-crystalline (pCVD) material [8] . In [27] Table 2 Comparison of some material properties of diamond and silicon.
chip ( fig. 4 (a)) report excellent charge collection properties leading to clean and narrow Landau distributions as shown in fig. 4 (b). The measured spatial resolution is (8.9±0.1) µm for a 50 µm pixel pitch. Grain structure effects, inherent to pCVD diamond, giving rise to horizontal polarization fields inside the diamond, have been shown to be absent in scCVD diamond sensors [27] . Operation of a scCVD pixel device in the beam was possible with thresholds as low as 1300 e − [26] . 
Planar silicon sensors
While the aforementioned new sensor technologies may be a choice for the innermost, small area pixel layers at sLHC, it is difficult, simply for manufacturing and cost reasons, to imagine large area pixel detectors for the sLHC in these technologies. However, R&D on the radiation hardness of planar silicon pixels has brought out, that sufficiently oxygen enriched silicon, especially using the Magnetic Czochralski technique, is capable to sustain fluence levels larger than 10 15 cm −2 with sufficient signal charge left. In addition, p-type bulk material does not show type inversion. Hence, n + in p or n-bulk pixel sensors, for which the depletion zone forming diode remains at the pixel electrode side (or moves to the electrode side after type inversion for n-bulk) is the favorite option. In addition, the charge collection efficiency measurements do not show the so called reverse annealing effect and signals close to 6000 e − at the end of a lifetime (10 16 n eq cm −2 ) can be expected. Figure 5 shows a summary of the current measurements [30, 31] of various planar silicon materials. Shown is the signal charge as a function of fluence [10, 31] , normalized to 1 MeV neutron equivalent damage (in Si). Also data for 3D silicon sensors (simulations only) and diamond 2 [8] are included in this plot.
To conclude this section on sensor materials, 3D and diamond sensors are attractive for the innermost pixel layers at the sLHC, but also planar Si sensors may be suitable. Large area modules have so far only been built with pCVD diamond devices [3] . For scCVD diamond and 3D-silicon, wafer scale module production still must be demonstrated. For outer vertex detector layers the cost issue plays a major role. Here most likely planar silicon sensors are the only choice.
IC development for sLHC
The data rates expected at the sLHC (> 10 MHz/mm 2 ) would -with current chip architectures -produce hit inefficiencies close to 100% [6] . The bottleneck appears to lie in the fact that pixel hits are moved to the end of the pixel column within the R/O-chip where they ares stored until the trigger arrives. The obvious way out is to keep storage of pixel hits local in the pixel cell rather than moving them. A simulation [6] for the new architecture for ATLAS using physics data input shows in fig. 6 the expected inefficiency as a function of the hit rate. The expected total hit inefficiency at sLHC rates is about 5% [6] . Another general trend is to increase the overall chip size as much as possible in a deep submicron technology (130 nm or 90 nm) [16] . Experting that the yield does not scale inversely proportional to the chip area, the costs for flip- Fig . 6 . Simulation of the hit detection inefficiency as a function of the particle rate, comparing LHC and superLHC [6] . Triangles denote buffer overflow inefficiency, stars denote double-hit inefficiencies in the pixel, squares show the total inefficiency.
chipping will be much reduced. The total power is expected to be in the order of 200 mW/cm 2 .
Monolithic and semi-monolithic pixel detectors
The two main streams of monolithic or semi-monolithic pixel developments are so-called DEPFET-pixels [21] and CMOS monolithic active pixels (MAPS) [29, 38] . Both have been developed for more than 10 years for an ILC vertex detector. They have now reached maturity levels such that real detectors are planned/built, for superBelle (DEPFET) and for the STAR detector at RHIC (MAPS), respectively.
DEPFET pixels
DEPFET pixels [5, 21, 24] are not truly monolithic devices as only the amplifying transistor is implemented in every pixel cell ( fig. 7(a) ). Electrons generated in the fully (sidewards) depleted bulk are collected in a local potential minimum underneath the transistor channel (internal gate) and hence directly steer the channel current producing an output current signal at the drain. The device is controlled by four terminals: source, drain, internal and external gate (cf. fig. 7(b) ). A full matrix is frame-readout by selecting a row of gate connected DEPFET-transistors using the external gate line, and the transistor currents of the selected row are read out column-wise at their drains [24] . After readout the row is cleared by a dedicated clear pulse, which is steered by a common, but adjustable clear-gate voltage.
(a) DEPFET double pixel cell structure (b) Symbolic electronic circuit for DEPFET operation Fig. 7 . Principle of DEPFET pixels developed for ILC and superBelle [15] .
The advantages of the DEPFET principle are (a) a large signal due to charge collection in the fully depleted bulk, and (b) a low noise due to the small capacitance (between internal gate and transistor channel), i.e. a very comfortable S/N ratio. For long shaping times noise figures below 2e − have been measured while for high rate, high speed readout for ILC or superBelle operation the noise figure is typically 200 e − or above, leading to S/N values of 120 measured in test beams with 450 µm thick sensors. Using 50 µm thin sensors for superBELLE the S/N is expected to be between 20 and 40, while the radiation length of a detector layer will lie below 0.15% X 0 . The power consumption is 60 mW/cm 2 due to the selective row R/O which allows all other rows to be switched off during data dating. The position resolution is below 2µm [39] . The disadvantage compared to more monolithic approaches is the need for a steering IC and a current processing IC which are external to the sensing pixel matrix (see photo in fig. 8(b) ), i.e. CMOS processing is done externally. For superBelle four pixels (50×75 µm 2 ) are read out in parallel to both sides to gain an 8-fold frame rate increase (see fig.8 ). The radiation tolerance of DEPFETs has been tested to the following fluences/doses: 0.9 Mrad γ, 3 x 10 12 p/cm 2 , 2 x 10 11 n/cm 2 . Noise due to leakage current increase of 20 -95e
− and threshold shifts of ∼4V have been observed. Since there is only one transistor in every pixel, this shift is still comfortably compensated (a) (b) by an appropriate tuning of the voltage of the external gate, delivered by the steering chip.
MAPS-epi
MAPS-epi pixels [29, 38] exploit the fact that in many CMOS technologies, especially those for CMOS camera applications, there is a (10-15 µm) thick epitaxial layer between the silicon substrate layer and the CMOS electronics layer. Electrons generated in this layer thermally diffuse towards an n-well collecting diode which is connected to the gate of a transistor. The fill factor for particle detection is 100%. The signal of a minimum ionizing particle is typically diffused over several pixels and amounts in total to about 1000 e − or less. Low noise readout is therefore the challenge in this development. MAPS-epi structures as sketched in fig. 9 (a) are is the currently most matured development towards monolithic pixel detectors. As the collection diode is an n-well, no competing n-wells are possible in the active pixel area and hence no PMOS transistors. CMOS signal processing must thus be deferred to the boundaries of the pixel chip. The main advantages of MAPS-epi devices in comparison to hybrid pixels are the small possible pixel sizes and the small possible material budget. Radiation tolerance and readout speed, however, are challenges for MAPS-epi pixels. [37] . (b) MAPS-epi pixel structure with a deep p-well to shield the PMOS transistors [7] .
For operation of a MAPS-epi pixel matrix with self biased structures a minimum of 2 NMOS transistors (source follower, select) is needed [14] . The signal is obtained by subtracting two frame readouts (correlated double sampling, CDS) and subsequent correction for baseline shifts, 1/f noise and fixed pattern noise. Operation of MAPS-epi matrices in the EUDET telescope [18] in CERN and DESY test beams yields typical figures of S/N ∼ 11 and resolutions of ∼ 3.3µm. For the STAR vertex detector at RHIC [19, 41] prototype developments with pixel arrays up to 320×640 pixels and 30µm pixel pitch integrate signal processing CMOS circuitry outside the active pixel area. The next prototype generation (Mimosa 8/16), ready for fabrication, features apart from analog R/O, fast digital R/O with on-chip discriminators and zero suppression, as well as in-pixel CDS [37] .
Some typical results obtained with the AMS 0.35 µm technology [11] , still read out with an integration time in the ms range, are shown in fig. 10 , showing the charge distribution of the seed pixel expressed as S/N with a most probable value at 16.6, and the total cluster charge as a function of cluster size ( fig. 10(b) ) which reaches an optimum for about 20 summed pixels of 760e − . The spatial resolution expected for the new prototypes (Mimosa 16) is about 5 µm at a fake hit level of 10 −5 . For the STAR detector, ladders with 10 MAPS chips of 2x2 cm 2 are foreseen. The chips will be thinned to 50 µm allowing for the design goal of 0.28% X 0 per ladder. The expected power budget is 100 mW/cm 2 and the integration time goal is 200 µs. The devices must sustain a radiation dose of 300 krad/yr and a fluence of ∼ 1×10
13 /cm 2 n eq /yr. Depending on the ultimate radiation hardness of these sensors, it might be required to replace the detector yearly. Further R&D regarding MAPS-epi devices focuses on an improved charge collection and on full CMOS circuitry also in the active area (i.e. PMOS transistors). One very promising approach [9] uses a deep n-well which extends over 90% of the active area ( fig. 11(a) ). The deep n-well provides a higher single pixel charge collection efficiency and at the same time protects against to large charge losses to competing n-wells housing PMOS transistors. Thus full CMOS circuitry is possible such that complete signal processing chains like charge sensitive preamplifier, discriminator, shaper plus logic can be realized within the pixel cell. The response of a prototype matrix (APSEL3 [35] ) to a 90 Sr β-source is shown in fig. 11(b) . The S/N = 23 is measured. Pixel matrices (32 × 128 pixels) with 50 µm pitch have been tested which collect the charge generated by an 55 Fe 6 keV X-ray source in one pixel [35] . (a) MAPS-epi development using a deep n-well structure (schematic layout [9] ). (b) measured cluster signal (mV) with the APSEL3 prototype chip in response to a 90 Sr source [35] . The S/N is 23.
Another approach uses a deep p-well [7] in a quadrupel well process called INMAPS to shield the n-wells containing PMOS transistors. This is shown in fig. 9 (b). The electrons are pushed away from the p-well thus shielding the n-well while the charge collecting n-well diode is not shielded. Hence PMOS transistors can be used in the active area together with NMOS. Several circuit designs with full signal processing using more than 150 transistors have been submitted and tested [7] . The first results show an increase in charge collection efficiency at the n-well-diode by more than a factor of two [7] .
MAPS-SoI
The silicon on insulator (SoI) technique is an established technique for transistor isolation. The thin (∼100 nm) Si CMOS layer is isolated by a SiO 2 layer and by shallow trenches; there is no connection to the bulk, every transistor is its own island. MAPS-SoI ( fig. 12(a) ) exploits the SoI technique by combining it with the MAPS technique. For the handle wafer a fully depleted bulk is used to which a contact with the CMOS layer is made by a via contact connecting the signal electrode to the gate of the amplifying transistor. This development comes close to the dream of a monolithic pixel device: large signal charge collection in a high ohmic bulk combined with full CMOS signal processing. First developments in this direction were already made some years ago [4, 33] with limited success due to non-industrial manufacturing. A new initiative has recently been started at Fermilab triggered by the availability of the 150 nm and 200 nm processes at OKI (Japan) which allows to interrupt the commercial CMOS process chain for via-processing. The development is still in the R&D-phase. In terms of granularity and material budget MAPS-SoI have the same advantages as MAPS-epi detectors. The S/N figures of MAPS-epi pix-els, however, are greatly improved. Probably the main problem of MAPS-SoI currently is the so-called backgate effect, illustrated in fig. 12(b) . The highohmic substrate couples into the transistor channel and acts as a second gate. Threshold shifts of more than 100 mV are the consequence, not tolerable for CMOS circuits. The effect depends on the size of the bias voltage and is less pronounced when the substrate is only partially depleted with lower biasing voltage. Ideas to overcome this problem, like the use of a thicker buried oxide layer or a dense matrix of p + implants to lower the potential at the interface surface, exist and are under investigation [12] . 
3D integration
3D-integration is a very important trend for compact IC-building with an enormous industrial market. This trend is extremely attractive also for pixel detector developments. Fig. 13 (a) illustrates the principle: one multilayered block of several thin layers (tiers) for different electronics tasks vertically connected by vias. This allows, for example, to separate analog and digital circuitry and to design as a top layer a dedicated opto-interface. The various layers could in principle even be made in different technologies. There are two approaches. In the one called vias first the vias are embedded in the circuit at the foundry before or after the transistors are formed. In the vias last process, the vias are added to the wafers after the CMOS processing has been completed, often done at a third party vendor. A sensor layer can thus be included for examples as the first tier in CMOS processing chain as in the case for CMOS active pixel sensors or can be bonded to the tier stack after processing as in the case of fully depleted sensors. More details can be found in [17] and in [13, 43, 44] . 3D-integration is driven by industrial goals, since it promises reduced resistances, capacitances, and hence reduced interconnect power and cross talk, as well as reduced size. The particle physics community in the US and Europe has become interested 2-3 years ago. Fermilab has made 3D integration attempts [13, 42] with different foundries and have among others submitted designs including three different tiers for (1) front-end amplification, discrimination and sampling, (2) time stamping, and (3) sparsification as is shown in fig. 13 (b). The sensor is not yet included.
Another 3D bonding R&D (vias last) is followed by MPI-Munich together with Fraunhofer IZM [25] . The so-called Solid-Liquid-Interdiffusion (SLID) process is a technology to process and bond vias of different tiers by interconnecting them using tungsten plugs. Figure 14 summarizes the attempted classification of this paper: hybrid versus monolithic pixels and present versus advanced technologies. 3D-integration can in fact be assigned to both, hybrid and monolithic approaches. Hybrid pixels have reached the necessary maturity level for large detectors with the construction of the LHC experiments. This technology is the only choice for sLHC detectors due to the large particle rates and the radiation environment. Heavy R&D is necessary on new Si sensor and other materials, low mass module development and IC design capable of high rates. Also 3D-integration is a likely technology used for advanced hybrid pixels. On the monolithic side DEPFET pixels and MAPS-epi have now reached a maturity level such that real vertex detectors are being built (superBELLE and STAR, respectively). The ultimate monolithic detector with fully depleted sensor and several layers of electronics circuitry has entered a new phase of R&D with commercial vendors. 3D integration enters here in a natural way. 
Conclusions

